

(1390 REV. 5-93) US DEPT. OF COMMERCE PATENT &amp; TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER  
107300

**TRANSMITTAL LETTER TO THE  
UNITED STATES  
DESIGNATED/ELECTED OFFICE  
(DO/EO/US) CONCERNING A FILING  
UNDER 35 U.S.C. 371**

U.S. APPLICATION NO.  
(if known, sec 37 C.F.R.1.5)**09/720142**INTERNATIONAL APPLICATION NO.  
PCT/JP00/02768INTERNATIONAL FILING DATE  
April 27, 2000PRIORITY DATE CLAIMED  
April 27, 1999TITLE OF INVENTION  
SEMICONDUCTOR INTEGRATED CIRCUITAPPLICANT(S) FOR DO/EO/US  
Yoichi YAMADA

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☒ This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).
4. ☐ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
  - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☒ has been transmitted by the International Bureau.
  - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
  - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
  - b. ☐ have been transmitted by the International Bureau.
  - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
  - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).

**Items 11. to 16. below concern other document(s) or information included:**

11. ☒ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.
  - ☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ Entitlement to small entity status is hereby asserted.
16. ☐ Other items or information:

U.S. APPLICATION NO. (If known, see 37)  
C.F.R. 1.5) 097720142INTERNATIONAL APPLICATION NO.  
PCT/JP00/02768ATTORNEY'S DOCKET NUMBER  
107300

- 17.
- ☒
- The following fees are submitted:

**Basic National fee (37 CFR 1.492(a)(1)-(5)):**

Search Report has been prepared by the EPO or JPO .....\$860.00

International preliminary examination fee paid to USPTO  
(37 CFR1.482) .....\$690.00No international preliminary examination fee paid to USPTO  
(37 CFR 1.482) but international search fee paid to USPTO  
(37 CFR 1.445(a)(2)) .....\$710.00Neither international preliminary examination fee (37 CFR  
1.482) nor international search fee (37 CFR 1.445(a)(2))  
paid to USPTO .....\$1,000.00International preliminary examination fee paid to USPTO  
(37 CFR 1.482) and all claims satisfied provisions of PCT  
Article 33(2)-(4) .....\$ 100.00

CALCULATIONS

PTO USE ONLY

**ENTER APPROPRIATE BASIC FEE AMOUNT =**

\$860

Surcharge of \$130.00 for furnishing the oath or declaration later than  
☐ 20 ☐ 30 months from the earliest claimed priority date (37 CFR  
1.492(e)).

\$

Claims	Number Filed	Number Extra	Rate	
Total Claims	20 - 20 =	0	X \$ 18.00	\$
Independent Claims	3 - 3 =	0	X \$ 80.00	\$
Multiple dependent claim(s) (if applicable)			+ \$270.00	\$

**TOTAL OF ABOVE CALCULATIONS =**

\$860

Reduction by 1/2 for filing by small entity, if applicable.

-

\$

**SUBTOTAL =**

\$860

Processing fee of \$130.00 for furnishing the English translation later  
than ☐ 20 ☐ 30 month from the earliest claimed priority date (37 CFR  
1.492(f)).

+

\$

**TOTAL NATIONAL FEE =**

\$860

Amount to be  
refunded

\$

Charged

\$

- a. ☒ Check No. 114892 in the amount of \$860 to cover the above fees is enclosed.
- b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$\_\_\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed.
- c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

**NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.**

**SEND ALL CORRESPONDENCE TO:**

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

JAO:JSA/emb

NAME: James A. Oliff  
REGISTRATION NUMBER: 27,075

NAME: Joel S. Armstrong  
REGISTRATION NUMBER: 36,430

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Yoichi YAMADA

Application No.: U.S. National Stage of PCT/JP00/02768

Filed: December 21, 2000

Docket No.: 107300

For: SEMICONDUCTOR INTEGRATED CIRCUIT

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office  
Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE SPECIFICATION:

Page 19, line 11, change "the external memory 210" to --the external memory 212--.

IN THE CLAIMS:

Please amend claims 3-7, 10-13, and 16-20 as follows:

Claim 3, line 2, delete "or 2".

Claim 4, lines 1 and 2, change "any one of claims 1 to 3" to --claim 1--.

Claim 5, lines 1 and 2, change "any one of claims 1 to 4" to --claim 1--.

Claim 6, lines 1 and 2, change "any one of claims 1 to 5" to --claim 1--.

Claim 7, lines 1 and 2, change "any one of claims 1 to 6" to --claim 1--.

Claim 10, line 2, delete "or 9".

Claim 11, lines 1 and 2, change "any one of claims 8 to 10" to --claim 8--.

Claim 12, lines 1 and 2, change "any one of claims 8 to 11" to --claim 8--.

Claim 13, lines 1 and 2, change "any one of claims 8 to 12" to --claim 8--.

Claim 16, line 2, delete "or 15".

Claim 17, lines 1 and 2, change "any one of claims 14 to 16" to --claim 14--.

Claim 18, lines 1 and 2, change "any one of claims 14 to 17" to --claim 14--.


Claim 19, lines 1 and 2, change "any one of claims 14 to 18" to --claim 14--.

Claim 20, lines 1 and 2, change "any one of claims 14 to 19" to --claim 14--.

REMARKS

Claims 1-32 are pending. By this Preliminary Amendment, claims 3-7, 10-13, and 16-20 are amended to eliminate multiple dependencies and the specification is amended to correct an error. Prompt and favorable examination on the merits is respectfully solicited.

Respectfully submitted,

  
James A. Oliff  
Registration No. 27,973

JAO:JSA/emb

Joel S. Armstrong  
Registration No. 36,430

Date: December 21, 2000  
**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

## SEMICONDUCTOR INTEGRATED CIRCUIT

## Technical Field

The present invention relates to a semiconductor integrated circuit. More particularly, the present invention relates to a semiconductor integrated circuit having an identification number (ID) relating to a production history and a manufacturer's number of an IC chip.

## Background of Art

In some conventional semiconductor integrated circuits (ICs), an ID showing a production history, manufacturer's number, or the like of an IC chip is stored in an ID reference register provided in the IC chip. The ID is read by an external CPU and used for various purposes.

Fig. 13 shows an example of a connection between such a conventional semiconductor IC and an external circuit. In Fig. 13, an internal circuit 100 of a semiconductor integrated circuit has an ID generation circuit 101 which generates an ID, an ID reference register 102 for storing the ID, and a built-in memory 103. The built-in memory 103 is connected to an external CPU 200 through a terminal 104 and is used as a cache memory or the like for the CPU 200. The ID showing a production history, manufacturer's number, or the like of the IC chip is generated in the ID generation circuit 101 and stored in the ID reference register 102. The ID is read by the external CPU 200 through the terminal 105. Firmware 201, which is one type of software,

recognizes the ID and specifies the production history, manufacturer's number, and the like of the IC chip, thereby appropriately controlling each IC.

However, about one hundred are required in the case of an 8-bit address to provide the ID reference register 102, thereby increasing the circuit scale.

The circuit scale may be decreased by storing the ID in a work area (area for storing general data) of the built-in memory 103 when resetting the IC. This may cause a problem in which general data may be overwritten in the same address of the memory in which the ID has been written, thereby making it impossible to refer to the ID.

It is possible to prevent the ID from being overwritten by general data by providing a write-only area for the ID outside the work area. However, this decreases the work area.

Accordingly, an object of the present invention is to provide a semiconductor integrated circuit capable of referring to the ID while reducing the circuit scale in the IC required for storing the ID without decreasing the work area of the memory.

#### Disclosure of Invention

A semiconductor integrated circuit connected to an external processor according to one aspect of the present invention comprises:

- a memory which stores data;

- a terminal which connects the memory with the processor;

an information generation circuit which generates production information about the semiconductor integrated circuit; and

5 a write circuit which writes the information into the memory before the semiconductor integrated circuit starts normal operation.

A semiconductor integrated circuit connected to a combination of an external memory and a processor according to another aspect of the present invention comprises:

10 a terminal connected to the external memory;

an information generation circuit which generates production information about the semiconductor integrated circuit; and

15 a write circuit which writes the information into the external memory through the terminal before the semiconductor integrated circuit starts normal operation.

A semiconductor integrated circuit having a built-in processor according to still another aspect of the present invention comprises:

20 a memory which is connected to the processor and stores data;

an information generation circuit which generates production information about the semiconductor integrated circuit; and

25 a write circuit which writes the information into the external memory through the terminal before the semiconductor integrated circuit starts normal operation.

In the semiconductor integrated circuits according to the above aspects of the present invention, the production information (ID) of the semiconductor integrated circuit is written in the built-in memory or the external memory before the semiconductor integrated circuit starts normal operation. By this configuration, the ID stored in the memory can be read by the processor immediately after the semiconductor integrated circuit has started normal operation, whereby the processor can appropriately control the semiconductor integrated circuit.

Once the processor refers to the ID, general data may be overwritten in the area where the ID is stored, thereby ensuring versatility of the built-in memory or external memory. Therefore, the memory which stores the ID may be used as a cache memory accessed by the processor.

Since the number of gates in the write circuit and the like can be remarkably reduced in comparison with conventional registers and a general-purpose memory can be used for storing the ID, the circuit scale of the semiconductor integrated circuit can be decreased.

The timing before the semiconductor integrated circuit starts normal operation may be the timing after the semiconductor integrated circuit is reset, for example. This timing may be the timing when a rest (power-on reset, for example) is released. Specifically, the ID of the semiconductor integrated circuit may be written into the memory in a transition period which is a period after the non-operational period is ended by turning on the semiconductor



integrated circuit but before the semiconductor integrated circuit starts normal operation, for example.

As another example of the timing before the semiconductor integrated circuit starts normal operation, the timing when a command from the processor ends may be given. The semiconductor integrated circuit operates according to commands from the processor and can accept the next normal operation when the command ends. Therefore, the ID of the semiconductor integrated circuit may be written into the memory before the semiconductor integrated circuit starts the next normal operation in response to the end of the command from the processor. In particular, writing the ID into the memory after both the reset and the end of the command ensures that the ID can be referred even if the general data is overwritten onto the ID, without providing a write-only area for the ID.

As still another example of the timing before the semiconductor integrated circuit starts normal operation, the timing when releasing the sleep state may be given. The operation of the semiconductor integrated circuit is suspended during the sleep state. The ID may be written into the memory before the semiconductor integrated circuit starts normal operation by releasing the sleep state. The ID may be written in the memory in response to a chip-enable signal that selects the semiconductor integrated circuit.

The production information of the semiconductor integrated circuit may be an identification number showing a production history or a manufacturer's number of the IC chip,

and the like. In particular, in the case of semiconductor integrated circuits compatibly used among several manufacturers, incompatible parts and the like can be recognized using the ID, whereby the processor can  
5 appropriately control each semiconductor integrated circuit corresponding to the ID.

#### Brief Description of Drawings

Fig. 1 shows a connection between a semiconductor  
10 integrated circuit according to a first embodiment of the present invention and an external circuit.

Fig. 2 is a timing chart showing signals used in a first embodiment of the present invention.

Fig. 3 shows a connection between a semiconductor  
15 integrated circuit according to a second embodiment of the present invention and an external circuit.

Fig. 4 is a timing chart showing signals used in a second embodiment of the present invention.

Fig. 5 shows a connection between a semiconductor  
20 integrated circuit according to a third embodiment of the present invention and an external circuit.

Fig. 6 is a timing chart showing signals used in a third embodiment of the present invention.

Fig. 7 shows a connection between a semiconductor  
25 integrated circuit according to a fourth embodiment of the present invention and an external circuit.

Fig. 8 shows a connection between a semiconductor

integrated circuit according to a sixth embodiment of the present invention and an external circuit.

Fig. 9 shows a connection between a semiconductor integrated circuit according to a seventh embodiment of the present invention and an external circuit.

Fig. 10 shows an example of a semiconductor integrated circuit according to an eighth embodiment of the present invention.

Fig. 11 shows another example of a semiconductor integrated circuit according to an eighth embodiment of the present invention.

Fig. 12 shows still another example of a semiconductor integrated circuit according to an eighth embodiment of the present invention.

Fig. 13 shows a connection between a conventional semiconductor integrated circuit and an external circuit.

#### Best Mode for Carrying Out the Invention

Embodiments of the present invention will be described with reference to drawings.

#### (First embodiment)

Fig. 1 shows a connection between a semiconductor integrated circuit according to a first embodiment of the present invention and an external circuit. The present embodiment is applied to a device in which a semiconductor integrated circuit (IC) having a built-in memory is connected

to an external circuit including a CPU.

In Fig. 1, an internal circuit 10 of an IC includes at least an ID generation circuit 11 which generates an ID, an ID write circuit 12 for writing the ID in response to a reset signal input through an internal terminal or external terminal 14, and a built-in memory 13 used as a cache memory or the like.

The ID shows information such as a production history (product version, for example) or a manufacturer's number of an IC chip. The ID generation circuit 11 generates the ID formed of combination of signals showing logical "1" and "0" when the power is supplied. The ID is stored in an address of the built-in memory 13 by the ID write circuit 12. In the present embodiment, the address in which the ID is stored is previously designated by firmware 201.

The built-in memory 13 is connected to an external CPU 200 through an external terminal 15. The ID stored in the built-in memory 13 is read by the external CPU 200. The firmware 201, which is one type of software, recognizes the ID and specifies the production history, manufacturer's number, and the like of the IC chip, thereby appropriately controlling the IC. The ID write circuit 12 can be formed by twenty to thirty gates.

Therefore, the number of gates required for storing the ID can be decreased from one hundred gates to twenty to thirty gates by using the ID write circuit 12 and the built-in memory 13 instead of a conventional ID reference register 102 (see Fig. 13). Because of this, the circuit scale of the IC having the internal circuit 10 can be reduced.

The reason why the CPU 200 reads the ID from the built-in memory 13 instead of directly reading from the ID generation circuit 11 is to transfer the ID through a CPU bus while synchronizing the ID with the clock.

5 The operation of the semiconductor integrated circuit having the internal circuit 10 with the above-described structure will be described with reference to Fig. 2. This semiconductor integrated circuit operates synchronously with an input clock signal CLK. Fig. 2 shows a timing chart assuming  
10 that the built-in memory 13 shown in Fig. 1 is an SRAM.

First, the ID write operation will be described. When the power to a device is turned on, a power-on reset signal is input to the IC through the terminal 14 shown in Fig. 1, whereby the IC is reset. Specifically, a reset signal XRST shown in Fig.  
15 2 is active (active at low level in this embodiment), whereby the ID write circuit 12 is also reset.

When the power-on reset is released, the reset signal XRST shown in Fig. 2 become high level. In response to this, the ID write circuit 12 sets an address signal RAMADDR of the  
20 built-in memory 13 to an ID write address "Address", and sets a read/write signal RAMRW of the built-in memory 13 to "write" (low level). The ID write circuit 12 then sets a chip select signal RAMCS of the built-in memory 13 to turn on (become high level), whereby the ID input as an input data signal RAMIN is  
25 written into a designated address of the built-in memory 13.

Next, ID read and recognition operations will be described. First, the CPU 200 reads the ID from the designated address of

the built-in memory 13 through the terminal 15 and the CPU bus.  
The firmware 201 converts the ID read by the CPU 200 into a  
variable thereby recognizing the ID.

In the present embodiment, the ID is written into the  
5 built-in memory 13 immediately after the power-on reset of the  
IC is released. The CPU 200 may read the ID from the built-in  
memory 13 when the CPU 200 accesses the IC for the first time  
after the power-on reset of the IC, for example.

For example, this applies to the case where the firmware  
10 201 controls the IC according to the type of a compatible chip  
by recognizing the type of the compatible chip. Specifically,  
when ICs manufactured by a company A and a company B are available  
as compatible chips used as the IC having the internal circuit  
10 shown in Fig. 1, for example, the firmware 201 must identify  
15 that the IC connected to the CPU 200 is manufactured by either  
the company A or the company B. This is because these compatible  
chips are not completely the same and there are differences  
(incompatible parts) between these compatible chips. The  
firmware 201 recognizes the differences between these  
20 compatible chips according to the ID read from the IC connected  
to the CPU 200 thereby appropriately controlling the IC.

In this manner, the firmware 201 can identify that the IC  
connected to the CPU 200 is a certain one among compatible chips  
each time the CPU 200 accesses the IC for the first time after  
25 the IC is reset. General data is not overwritten into the  
address in which the ID is stored before the IC to be accessed  
by the CPU 200 starts normal operation. Therefore, the ID which

is written immediately after reset of the IC is released can be properly recognized. It is almost unnecessary to recognize the ID again during normal operations once the firmware 201 recognizes the ID of the IC. Therefore, the firmware 201 may  
5 overwrite general data in the address in which the ID is stored, thereby omitting the need for confirming whether or not the ID is stored in that address.

(Second embodiment)

10 Fig. 3 shows a connection between a semiconductor integrated circuit according to a second embodiment of the present invention and an external circuit. The present embodiment is also applied to a device in which a semiconductor integrated circuit (IC) having a built-in memory is connected  
15 to an external circuit including a CPU in the same manner as in the first embodiment.

In Fig. 3, an internal circuit 20 of an IC has at least an ID generation circuit 21 which generates an ID, an ID write circuit 22 for writing the ID, and a built-in memory 23 used  
20 as a cache memory or the like. The ID write circuit 22 is formed by twenty to thirty gates in the same manner as in the first embodiment.

The difference between the internal circuit 20 shown in Fig. 3 and the internal circuit 10 shown in Fig. 1 is that the  
25 ID write circuit 22 writes the ID in response to a command end signal input through a terminal 25 in addition to a reset signal input through a terminal 24.

The operation of the internal circuit 20 shown in Fig. 3 will be described with reference to Fig. 4. The ID write operation of the internal circuit 20 when the reset signal is released after the power-on reset is the same as the that in the first embodiment shown in Fig. 2.

Therefore, the following description focuses on the write operation at the end of the command. When the command operation of the IC ends, a command end signal SEND becomes active (active at high level in this embodiment) for a predetermined period of time. In response to this, the ID write circuit 22 sets the address signal RAMADDR of the built-in memory 23 to the ID write address "Address", and sets the read/write signal RAMRW of the built-in memory 23 to "write" (low level). The ID write circuit 22 then turns on (set to high level) the chip select signal RAMCS of the built-in memory 23, whereby the ID input as the input data signal RAMIN is written into the designated address of the built-in memory 23.

The ID read and recognition operations are the same as those described in the first embodiment. Specifically, the CPU 200 reads the ID from the designated address of the built-in memory 23 through the terminal 26 and the CPU bus. The firmware 201 converts the ID read by the CPU 200 into a variable thereby recognizing the ID.

According to the present embodiment, the ID is stored not only when the IC is reset but also when the command ends. Such a command operation of IC is a repeating normal operation, and the ID is surely read once between two normal operations.



Therefore, the problem in which the ID cannot be referred to because an address in which the ID is stored is overwritten by general data, can be further decreased without providing an ID write-only area outside the work area (area for storing general data) of the built-in memory 23.

(Third embodiment)

Fig. 5 shows a connection between a semiconductor integrated circuit according to a third embodiment of the present invention and an external circuit. The present embodiment is applied to a device in which a semiconductor integrated circuit (IC) having no built-in memory is connected to an external circuit including a memory and a CPU.

In Fig. 5, an internal circuit 30 of an IC has at least an ID generation circuit 31 which generates an ID and an ID write circuit 32 for writing the ID in response to a reset signal input through a terminal 33. In the present embodiment, since the internal circuit 30 of the IC has no built-in memory, an external memory 202 is used to store the ID. The ID generation circuit 31 generates the ID showing a production history (such as product version), a manufacturer's number, and the like of the IC chip. The ID write circuit 32 stores the ID in an address previously designated by the firmware 201 among addresses of the external memory 202 through a connection terminal 34. The external memory 202 is connected to the external CPU 200. The ID is read by the external CPU 200. The ID write circuit 32 can be formed by twenty to thirty gates.

The operation of the semiconductor integrated circuit having the above-described structure will be described with reference to Fig. 6. Fig. 6 shows a timing chart assuming that the external memory 202 shown in Fig. 5 is a DRAM.

5 First, an ID write operation will be described. When the power to a device is turned on, the IC is power-on reset and the reset signal XRST is activated (active at low level in this embodiment), whereby the ID write circuit 32 is also reset. The power-on reset is then released and the reset signal XRST goes  
10 high. In response to this, the ID write circuit 32 sets the address signal RAMADDR to an ID write row address "Row Address", and activates a row address setting signal RAMRAS of the external memory 202 (active at low level in this embodiment), thereby designating the row address for storing the ID. The  
15 ID write circuit 32 then sets the address signal RAMADDR to an ID write column address "Column Address", sets the read/write signal RAMRW of the external memory 202 to "write" (low level), and activates a column address setting signal RAMCAS of the external memory 202 (active at low level in this embodiment),  
20 thereby designating the row address for storing the ID. This allows the ID which is input as the input data signal RAMIN to be written into the designated address of the external memory 202.

Next, the ID read and recognition operations will be  
25 described. The CPU 200 reads the ID stored in the designated address of the external memory 202 through the CPU bus. The firmware 201 converts the ID read by the CPU into a variable

and recognizes the ID.

As described above, the same operations as those in the first embodiment can be performed in the third embodiment using the external memory 202 without providing a memory in the internal circuit 30 of the IC.

(Fourth embodiment)

Fig. 7 shows a connection between a semiconductor integrated circuit according to a fourth embodiment of the present invention and an external circuit. The present embodiment is applied to a device in which a semiconductor integrated circuit (IC) having no built-in memory is connected to an external circuit including a memory and a CPU in the same manner as in the third embodiment.

An internal circuit 40 of an IC shown in Fig. 7 has at least an ID generation circuit 41 which generates an ID and an ID write circuit 42 for writing the ID into the external memory 202 through a terminal 45 in the same manner as in the third embodiment. In the fourth embodiment, the ID is written into the external memory 202 in response to a reset signal input through a terminal 43 and a command end signal input through a terminal 44 in the same manner as in the second embodiment. The ID write circuit 42 can be formed by twenty to thirty gates in the same manner as in the above embodiments.

According to the fourth embodiment, the ID can be written into the external memory 202 in the same manner as in the third embodiment in response to the reset signal and the command end

signal as described in the second embodiment.

(Fifth embodiment)

In a fifth embodiment of the present invention, a  
5 predetermined address of the built-in memory 13 or the external  
memory 202 used in the first and third embodiments is used as  
an ID write-only area. The ID write circuit 12 or 32 writes  
the ID into the ID write-only area when the IC is reset.

In the case where the area in which the ID is written is  
10 allocated within the work area in which general data is stored,  
if the timing at which the CPU 200 reads the ID is delayed after  
the ID has been written into the memory 13 or 202, the ID may  
be overwritten by general data whereby the ID cannot be referred  
to.

15 According to the present embodiment, the ID can be referred  
to even when the device is not reset by providing the ID  
write-only area outside the work area as in this embodiment.  
Another advantage of providing the ID write-only area  
separately from the work area is that the firmware 201 can be  
20 designed without regarding the possibility of overwriting the  
ID.

(Sixth embodiment)

A sixth embodiment of the present invention will be  
25 described. Fig. 8 shows a connection between a semiconductor  
integrated circuit according to the sixth embodiment of the  
present invention and an external circuit. The present

embodiment is applied to a device in which a semiconductor integrated circuit (IC) having a built-in memory is connected to an external circuit including a CPU.

In Fig. 8, an internal circuit 50 of an IC has at least an ID generation circuit 51 which generates an ID, an ID write circuit 52 for writing the ID in response to a reset signal input through a terminal 56 and a command end signal input through a terminal 57, and a built-in memory 53 used as a cache memory or the like. The ID of the IC chip is generated by the ID generation circuit 101 and stored in a designated address of the built-in memory 53 by the ID write circuit 52. The address is designated on the basis of address data stored in an address register 54 for writing the ID which is provided in the internal circuit 50 of the IC. The address register 54 for writing the ID is connected to an external CPU 210 through a connection terminal 58. The external CPU 210 changes the address data. The built-in memory 53 is connected to the external CPU 210 through a connection terminal 59. The ID is read by the external CPU 210, and firmware 211 which is one type of software recognizes the ID. The firmware 211 appropriately controls the IC by specifying the production history, manufacture's number, and the like of the IC chip.

Details of the ID write operation will be described. In the present embodiment, the ID is also written when the reset signal is released after the power-on reset. However, the following description focuses on the write operation at the end of the command. The CPU 210 sets the ID write address to the

address register 54 for writing the ID before the IC performs command operations. As the ID write address, an area in which general data is not stored is selected. When the command operation of the IC ends, the command end signal is active for a predetermined period of time. In response to this, the ID write circuit 52 sets the address signal of the built-in memory 53 to the ID write address, and sets the read/write signal of the built-in memory 53 to "write". The ID write circuit 12 then turns on a chip select signal of the built-in memory 53, whereby the ID is written into the designated address of the built-in memory 53.

Next, the ID read and recognition operations will be described. First, the CPU 210 reads the ID from the designated address of the built-in memory 53 through the terminal 59 and the CPU bus. The firmware 211 converts the ID read by the CPU 210 into a variable and recognizes the ID.

According to the present embodiment, since the address of the ID stored built-in memory 53 can be managed by the CPU 210, general data can be prevented from being overwritten onto the address where the ID is written.

(Seventh embodiment)

A seventh embodiment of the present invention will be described. Fig. 9 shows a connection between a semiconductor integrated circuit according to the seventh embodiment of the present invention and an external circuit. The present embodiment is applied to a device in which a semiconductor

integrated circuit (IC) having no built-in memory is connected to an external circuit including a memory and a CPU.

In Fig. 9, an internal circuit 60 of an IC has at least an ID generation circuit 61 which generates an ID and an ID write circuit 62 for writing the ID in response to a reset signal input through a terminal 64 and a command end signal input through a terminal 65. In the present embodiment, since the IC internal circuit 60 has no built-in memory, an external memory 212 is used to store the ID. The ID of the IC chip is generated by the ID generation circuit 61 and stored in a designated address of the external memory 210 through a connection terminal 67 by the ID write circuit 62. The address is designated on the basis of address data stored in an address register 63 for writing the ID. The address register 63 for writing the ID is connected to the external CPU 210 through a connection terminal 66. The external CPU 210 changes the address data. The external memory 212 is connected to the external CPU 210. The ID is read by the external CPU 210.

According to the seventh embodiment, the same operations as those in the sixth embodiment can be performed for the external memory 212 without providing a memory in the internal circuit 60.

(Eighth embodiment)

Figs. 10 to 12 show semiconductor integrated circuits according to an eighth embodiment of the present invention. The semiconductor integrated circuits have a CPU in a chip similar

to a system LSI and the like.

For example, an internal circuit 70 of an LSI shown in Fig. 10 has an ID generation circuit 71, an ID write circuit 72, a built-in memory 73, a CPU 74, and firmware 75. The ID write circuit 72 writes the ID according to a reset signal input through an internal terminal or external terminal 76. The reset signal is generally output from the CPU 74. In addition, the reset signal may be input from outside the LSI.

An internal circuit 80 of an LSI shown in Fig. 11 has an ID generation circuit 81, an ID write circuit 82, a built-in memory 83, a CPU 84, and firmware 85. The ID write circuit 82 writes the ID according to a reset signal and a command end signal output from the CPU 84, for example.

An internal circuit 90 of an LSI shown in Fig. 12 has an ID generation circuit 91, an ID write circuit 92, a built-in memory 93, a CPU 94, firmware 95, and an address register 96 for writing the ID. An address of the built-in memory 93 in which the ID is stored is determined according to address data in the address register 96 for writing the ID which can be changed by the CPU 94.

According to the semiconductor integrated circuits shown in Figs. 10 to 12, in the case where there is a plurality of system LSI models each having partially different functions, for example, each LSI can be appropriately operated according to the functions by reading the ID corresponding to the function.

The present invention is not limited to the above



embodiments. Various modifications are possible within the spirit and scope of the present invention.

For example, when the ID of the semiconductor integrated circuit includes information that recognizes the manufacturer of a compatible chip, the ID can be used as follows. Specifically, when testing a part lot or finished product lot equipped with one of several types of compatible chips before shipment, manufacturers of the compatible chips are specified by recognizing the ID. Codes showing the classification of the compatible chips are included in the production number attached to the parts or finished products.

This allows a classification such as the manufacturer of the compatible chips used in the parts or the finished products to be easily available from the production number when defects occur in the parts or finished products, thereby requiring repair. Therefore, the causes of the defects can be easily analyzed or countermeasures for the defects can be easily taken.

In the above description, as an example of the timing when writing the ID when the semiconductor integrated circuit shifts from the sleep state to the normal operation state, the timing at which the reset is released after the power-on reset is given. Moreover, reset signals other than the reset signal at the time of powering-on may also be used. For example, a sleep release signal, chip-enable signal, and the like may be used.

Furthermore, when writing the ID during the repeated normal operations of the semiconductor integrated circuit, methods other than that using the command end signal may be used.

## CLAIMS

1. A semiconductor integrated circuit connected to an external processor comprising:

5       a memory which stores data;  
      a terminal which connects the memory with the processor;  
      an information generation circuit which generates production information about the semiconductor integrated circuit; and

10       a write circuit which writes the information into the memory before the semiconductor integrated circuit starts normal operation.

2. The semiconductor integrated circuit according to claim

15    1,  
      wherein the write circuit writes the information into the memory after the semiconductor integrated circuit is reset.

3. The semiconductor integrated circuit according to claim

20    1 or 2,  
      wherein the write circuit writes the information into the memory when a command from the processor ends.

4. The semiconductor integrated circuit according to any  
25    one of claims 1 to 3,

      wherein the write circuit writes the information into the memory when a sleep state of the semiconductor integrated

circuit is released.

5. The semiconductor integrated circuit according to any one of claims 1 to 4,

5        wherein the memory is a cache memory being accessed by the processor.

6. The semiconductor integrated circuit according to any one of claims 1 to 5, further comprising:

10        a register which receives address data of the area where the information is written, from the processor, and stores the address data into the memory.

15        7. The semiconductor integrated circuit according to any one of claims 1 to 6,

         wherein the information comprises at least one of a production history and a manufacturer's name of the semiconductor integrated circuit.

20        8. A semiconductor integrated circuit connected to a combination of an external memory and a processor comprising:

         a terminal connected to the external memory;  
         an information generation circuit which generates production information about the semiconductor integrated  
25        circuit; and

         a write circuit which writes the information into the external memory through the terminal before the semiconductor

integrated circuit starts normal operation.

9. The semiconductor integrated circuit according to claim 8,

5 wherein the write circuit writes the information into the external memory after the semiconductor integrated circuit is reset.

10 10. The semiconductor integrated circuit according to claim 8 or 9,

wherein the write circuit writes the information into the external memory when a command from the processor ends.

15 11. The semiconductor integrated circuit according to any one of claims 8 to 10,

wherein the write circuit writes the information into the external memory when a sleep state of the semiconductor integrated circuit is released.

20 12. The semiconductor integrated circuit according to any one of claims 8 to 11, further comprising:

a register which receives address data of the area where the information is written, from the processor, and stores the address data into the external memory.

25 13. The semiconductor integrated circuit according to any one of claims 8 to 12,

wherein the information comprises at least one of a production history and a manufacturer's name of the semiconductor integrated circuit.

5           14. A semiconductor integrated circuit having a built-in processor comprising:

          a memory which is connected to the processor and stores data;

          an information generation circuit which generates  
10       production information about the semiconductor integrated circuit; and

          a write circuit which writes the information into the external memory through the terminal before the semiconductor integrated circuit starts normal operation.

15           15. The semiconductor integrated circuit according to claim 14,

          wherein the write circuit writes the information into the memory after the semiconductor integrated circuit is reset.

20           16. The semiconductor integrated circuit according to claim 14 or 15,

          wherein the write circuit writes the information into the memory when a command from the processor ends.

25           17. The semiconductor integrated circuit according to any one of claims 14 to 16,

wherein the write circuit writes the information into the memory when a sleep state of the semiconductor integrated circuit is released.

5           18. The semiconductor integrated circuit according to any one of claims 14 to 17,

          wherein the memory is a cache memory being accessed by the processor.

10           19. The semiconductor integrated circuit according to any one of claims 14 to 18, further comprising:

          a register which receives address data of the area where the information is written, from the processor, and stores the address data into the memory.

15           20. The semiconductor integrated circuit according to any one of claims 14 to 19,

          wherein the information comprises at least one of a production history and a manufacturer's name of the  
20 semiconductor integrated circuit.

# ABSTRACT

A semiconductor integrated circuit connected to an external processor (200) has a memory (13) which stores data, a terminal (15) which connects the memory (13) with the processor (200), an information generation circuit (11) which generates production information about the semiconductor integrated circuit, and a write circuit (12) which writes the information into the memory (13) after the semiconductor integrated circuit is reset or a command from the processor (200) ends.

FIG. 1






FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9







FIG. 10




[illegible]

FIG. 12





FIG. 13



Seiko Epson Ref. No.: F005171US00

Attorney's Ref. No.:

## Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

## 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

## 半導体集積回路

## SEMICONDUCTOR INTEGRATED CIRCUIT

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 年 月 日に提出され、米国出願番号または特許協定条約 国際出願番号を \_\_\_\_\_ とし、（該当する場合） \_\_\_\_\_ に訂正されました。☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

## Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

11-119648

Japan

April 27, 1999

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

11-175533

Japan

June 22, 1999

(Number)

(Country)

(Day/Month/Year Filed)

(番号)

(国名)

(出願年月日)

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

私は下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1章56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

PCT/JP00/02768

April 27, 2000

(Application No.)

(出願番号)

(Filing Date)

(出願日)

Pending

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

(Application No.)

(出願番号)

(Filing Date)

(出願日)

(Status: Patented, Pending, Abandoned)

(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁護士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)  
William P. Berridge, (Reg. 30,024)  
Kirk M. Hudson, (Reg. 27,562)  
Thomas J. Pardini, (Reg. 30,411)  
Edward P. Walker, (Reg. 31,450)  
Robert A. Miller, (Reg. 32,771)  
Mario A. Costantino, (Reg. 33,565)  
Caroline D. Dennison, (Reg. 34,494)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

James A. Oliff, (Reg. 27,075)  
William P. Berridge, (Reg. 30,024)  
Kirk M. Hudson, (Reg. 27,562)  
Thomas J. Pardini, (Reg. 30,411)  
Edward P. Walker, (Reg. 31,450)  
Robert A. Miller, (Reg. 32,771)  
Mario A. Costantino, (Reg. 33,565)  
Caroline D. Dennison, (Reg. 34,494)

## 書類送付先:

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

## Send Correspondence to:

OLIFF & BERRIDGE, PLC  
P.O. Box 19928  
Alexandria, Virginia 22320

## 直接電話連絡先: (名前及び電話番号)

OLIFF & BERRIDGE, PLC  
(703) 836-6400

## Direct Telephone Calls to: (name and telephone number)

OLIFF & BERRIDGE, PLC  
(703) 836-6400

## 唯一または第一発明者名

山田 陽一

## Full name of sole or first inventor

Yoichi YAMADA

## 発明者の署名

日付

## Inventor's signature

Date

山田 陽一 2000年12月5日

Yoichi Yamada December 5, 2000

## 住所

日本国, 東京都, ハマ市

## Residence

Hachioji-shi, Tokyo, Japan JPY

## 国籍

日本

## Citizenship

Japan

## 私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

## Post Office Address

c/o Seiko Epson Corporation  
3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

## 第二共同発明者

## Full name of second joint inventor, if any

## 第二共同発明者の署名

日付

## Second inventor's signature

Date

## 住所

日本国, \_\_\_\_\_, \_\_\_\_\_

## Residence

\_\_\_\_\_, Japan

## 国籍

## Citizenship

## 私書箱

## Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をするものと)

(Supply similar information and signature for third and subsequent joint inventors.)